

U_AnalogConnector
AnalogConnector.SchDoc

U_CarrierConnector
CarrierConnector.SchDoc

AnalogSocket

AnalogSocket

UZ_A_DSUB_Breakout
Project1

Revision1

Designer1



LOGO1

Serial
Serial1

Title TopSheet.SchDoc		UltraZohm www.ultrazohm.com Date: 23.12.2022 Sheet 1 of 3	
Revision: Rev01	Design Engineer: Andreas Geiger		
Project: UZ_A_DSUB_Breakout.PrjPCB			

A

A

B

B

C

C

D

D


differential FPGA pins with 1.8V signal level


differential FPGA pins with 1.8V signal level

GTH interface only on A1


LVDS 1.8V

LVDS 1.8V





AnalogSocket



AnalogSocket

Title AnalogConnector.SchDoc

Revision: Rev01 Design Engineer: Andreas Geiger

Project: UZ_A_DSUB_Breakout.PrjPCB

UltraZohm

www.ultrazohm.com

Date: 23.12.2022

Sheet 3 of 3

